By Topic

Synthesis of some partially symmetric Boolean functions by ternary algebra

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Davio, M. ; MBLE Research Laboratory, Brussels, Belgium ; Deschamps, J.-P.

A Boolean function of 2n arguments f(x,y) endowed with the partial symmetries x1~y1 may be described by a binary function ¿(w) of n ternary variables w1 = x1 + y1. The resulting synthesis yields a 4-level design of a circuit computing f(x, y). The method is applied to the design of a b.c.d. adder-convertor.

Published in:

Electronics Letters  (Volume:13 ,  Issue: 16 )