Referenced Items are not available for this document.
A multi-gate CMOS technology for low-power applications with highly competitive digital performance is presented. Ring oscillators with metal gates and undoped fins are measured with high yield demonstrating the capability of large scale integration. An inverter delay of 15 ps and 0.5 nA/stage off-current at Vdd=1.2 V shows an improved leakage-performance trade-off compared to 65 nm low-standby power CMOS technologies. Scalability to 32 nm and beyond is shown.
Published in:
VLSI Technology, Systems and Applications, 2007. VLSI-TSA 2007. International Symposium on
Date of Conference: 23-25 April 2007
- Page(s):
- 1 - 2
- ISSN :
- 1930-885X
- E-ISBN :
- 1-4244-0585-8
- Print ISBN:
- 1-4244-0585-8
- INSPEC Accession Number:
- 9705892
- Conference Location :
- Hsinchu
- Digital Object Identifier :
- 10.1109/VTSA.2007.378961
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
