By Topic

Reliability of ALD Hf-based High K Gate Stacks with Optimized Interfacial Layer and Pocket Implant Engineering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
A. Y. Mao ; United Microelectronics Corporation (UMC), Central R& D Division, No. 3, Li-Hsin Rd. II, Hsinchu, Taiwan 30077, allen ; W. M. Lin ; C. W. Yang ; Y. S. Hsieh
more authors

Reliability of ALD (atomic layer deposition) HfSiON high K gate stacks is greatly enhanced with a properly engineered IL (interfacial layer) between the gate dielectrics and the Si substrate. We report that the HfSiON, while deposited on an optimized plasma-based IL containing [N], exhibits strong resistance to the bombardment from heavy pocket implant species, achieving significantly reduced leakage and excellent reliability characteristics, compared to the HfSiON without an optimized IL and to the silicon oxynitride control wafers.

Published in:

2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)

Date of Conference:

23-25 April 2007