By Topic

Power Gating Technique for Embedded Pseudo SRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ching-Yun Cheng ; Nat. Chiao-Tung Univ., Hsinchu ; Ming-Hung Chang ; Wei Hwang

In this paper, we deploy power gating technique on a low-power Pseudo SRAM circuit with 3T1D gain cell. A 256-word x 32-BL-pair 3T1D gain cell array is implemented in standard logic technology with TSMC 0.13 um model for multi-bank Pseudo SRAM. Each Pseudo SRAM has its independent access control unit, enabling parallel refresh and read-write accesses to different bank. By employing power gating technique in sense amplifier of 3T1D gain cell array, 15% standby leakage current during sleep mode could be reduced. Also, 12% sensing speed could be enhanced when Pseudo SRAM is operated in normal mode (simulated with TSMC 100 nm technology model).

Published in:

VLSI Design, Automation and Test, 2007. VLSI-DAT 2007. International Symposium on

Date of Conference:

25-27 April 2007