By Topic

Analysis and Design of a 1V Charge Sampling Readout Amplifier in 90nm CMOS for Medical Imaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Linga Reddy Cenkeramaddi ; Dept. of Electronics and Telecommunications, Norwegian University of Science and Technology, Trondheim, Norway, Email: ; Trond Ytterdal

In this paper, we present the analysis and design of a charge sampling amplifier (CSA) in 90 nm CMOS for medical imaging applications. The CSA is designed based on a 1 V CMOS folded cascode operational transconductance amplifier (OTA) with lead compensation. The OTA achieves a DC gain of 45-dB and a unity gain frequency of 1.3 GHz at a power consumption of 200 muW. Performance of the charge sampling amplifier is investigated when it is connected to a single capacitive micro machined ultrasound transducer (CMUT). The proposed CSA front end architecture for ultrasound imaging achieves a transfer gain of 19 dB from CMUT signal source to the output of the CSA (across feedback capacitor) with sampling simultaneously.

Published in:

2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)

Date of Conference:

25-27 April 2007