By Topic

Relationship between maximal parallelism and maximal simultaneity in a directed-graph model of parallel computation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bain, D. ; Heriot-Watt University, Department of Electrical & Electronic Engineering, Edinburgh, UK

The relationship between maxima parallelism and simultaneity in parallel computation schemata is demonstrated, and it is shown that a single procedure is sufficient for transforming a determinate schema into one exhibiting both these properties. A practical consequence of this procedure is that parallel hardware may be designed initially in a serial fashion.

Published in:

Electronics Letters  (Volume:11 ,  Issue: 25 )