By Topic

Compact FPGA-Based Systolic Array Architecture for Motion Estimation Using Full Search Block Matching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Griselda Saldana ; Computer Science Department, National Institute for Astrophysics, Optics and Electronics (INAOE), Sta. Maria Tonantzintla, Puebla. Mexico, ; Miguel Arias-Estrada

Motion estimation constitutes a significant computational part of video compression standards such as MPEG4. The present work focuses on the development of a reconfigurable systolic-based architecture implementing the full search block matching algorithm which is highly computing intensive and requires a large bandwidth to obtain real-time performance. The architecture comprises a smart memory scheme to reduce the number of access to image memory and router elements to handle data movement among different structures inside the same architecture, adding the possibility of chaining interconnection of multiple processing blocks. Every PE in the array includes a double ALU in order to search multiple macro-blocks in parallel. Results show that a peak performance in the order of 9 GOPS can be achieved.

Published in:

2007 3rd Southern Conference on Programmable Logic

Date of Conference:

28-26 Feb. 2007