By Topic

A High Performance VLSI Architecture for MIMO Detection in Future WLAN Receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shariat-Yazdi, R. ; Carleton Univ., Ottawa ; Kwasniewski, T.

Maximum likelihood (ML) detector is the optimal detector for the multiple-input multiple-output (MIMO) communication systems. Sphere decoding algorithm can achieve near optimal ML performance with reduced complexity. In this paper a new VLSI architecture for implementation of sphere decoding algorithm is proposed. The proposed architecture is fully parallel and designed based on the stack operation. The proposed architecture is implemented in 0.18 mum technology for a 4times4 QPSK MIMO system and was able to achieve a decoding throughput of 60 Mbps.

Published in:

Electrical and Computer Engineering, 2007. CCECE 2007. Canadian Conference on

Date of Conference:

22-26 April 2007