By Topic

Formal Verification of System Level Designs: A GSM Vocoder Case Study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ghiath Al Sammane ; Concordia Univ., Montreal ; Otmane Ait Mohamed

System-level design of embedded systems is essential to enhance designer productivity. Several design methodologies has been emerged using languages such as SystemC or SpecC that addresses the industry's need for a fast time-to-market. The higher abstraction level offered by these new methodologies is a challenge to rigorous, formal verification. This paper describes the formal verification of designs written in SpecC at the specification level. The method is illustrated on a high level description of the GSM Vocoder: a voice encoder decoder based on the European GSM standard. We define a set of properties P that the GSM Vocoder should satisfy. Essentially, P describes the temporal specification of the Vocoder, including properties about: timing, concurrency, states transitions and communication.

Published in:

2007 Canadian Conference on Electrical and Computer Engineering

Date of Conference:

22-26 April 2007