By Topic

A Methodology for the Formal Verification of RISC Microprocessors A Functional Approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Merniz, S. ; Constantine Univ., Constantine ; Benmohammed, M.

We propose a methodological approach for the formal specification and verification of RISC processor microarchitectures within a functional framework. The approach exploits only the next state function to formally specify both ISA and MA levels and proves their equivalence in a systematic way. Moreover, the proof could be performed at different architectural levels. The central idea consists of decomposing the next state function into coordinates such that to model the microarchitecture at the component level. Such decomposition allows the proof to be systematically decomposed into a set of verification conditions more simple to reason about and to verify. The potential features of the proof methodology are demonstrated over the MIPS processor within Haskell framework.

Published in:

Computer Systems and Applications, 2007. AICCSA '07. IEEE/ACS International Conference on

Date of Conference:

13-16 May 2007