By Topic

Simulation of a Secure CPU with SecureTag Technique to Defend Embedded Systems Against Buffer Overflow Attacks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Michael Georg Grasser ; Graz University of Technology, Institute for Technical Informatics. ; Johannes Priebsch ; Georg Hofer ; Thomas Hodanek

The research on security issues is getting more important, as the number of embedded and networked computing systems is constantly increasing. Due to strict restrictions and strong requirements, only special software applications can be used in security-critical embedded systems. So, it is necessary to secure those software applications with a special hardware implementation of a secure processor architecture. In this paper, we propose the architecture of the Secure CPU, including a memory structure using the SecureTag technique for marking memory lines. Our basic idea was to extend CPU registers by two replicas, which represent the lowest and highest value of a particular register. The advantages of this concept are minor changes in the architecture, the permanent and implicit checking of bounds, the secure storage of bounds in the memory and the high compatibility to several software applications. We verified our concept with an adapted processor simulator and describe its adaptations.

Published in:

2007 IEEE/ACS International Conference on Computer Systems and Applications

Date of Conference:

13-16 May 2007