By Topic

Power Harvester Design for Passive UHF RFID Tag Using a Voltage Boosting Technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

This paper presents a guideline to design and optimize a power harvester circuit for an RF identification transponder. A power harvester has been designed and fabricated in a CMOS 0.18- process that operates at the UHF band of 920 MHz. The circuit employs an impedance transformation circuit to boost the input RF signal that leads to the improvement of the circuit performance. The power harvester has been optimized to achieve maximum sensitivity by characterizing both the impedance transformation network and the rectifier circuit and choosing the optimum values for the circuit parameters. The measurement results show sensitivity of 14.1 dBm for dc output voltage of 1 V and the output current of 2 mum that corresponds to the output power of 2 muW.

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:55 ,  Issue: 6 )