Close category search window
 

Nanometre technology's impact on design signoff

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The move to smaller geometries continues its relentless march. Although it allows for higher transistor counts, nanometre scaling has the potential to severely inhibit the path to achieve sustainable yield. To address the challenges of moving to smaller and smaller nanometre technologies there must be an overhaul in how designs are created and manufactured. As more design starts shift to 130nm and below, the use of resolution enhancement technology (RET) is becoming quite prevalent and well understood. Next-generation RET technology will make the 45nm designs printable but comes at the cost of more complex models and correction techniques that can deal with variations across the process window

Published in:
Electronics Systems and Software  (Volume:5 ,  Issue: 2 )

Date of Publication: April-May 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.