By Topic

A UML Based System Level Failure Rate Assessment Technique for SoC Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hosseinabady, M. ; Nanotechnology-Center of Excellence, Tehran Univ. ; Neishaburi, M.H. ; Lotfi-Kamran, P. ; Navabi, Z.

This paper proposes an analytical method to assess soft-error rate (SER) in the early stages of a system-on-chip (SoC) platform-based design methodology. The proposed method uses an executable UML model of the SoC for its input. Soft-errors on the design are modeled by disturbances on the value of attributes in the classes of the UML model and disturbances on opcodes of software cores. SER and execution time of each core in the SoC and a failure modes and effects analysis (FMEA) that determines the severity of each failure mode in the SoC are used to compute the system-failure rate (SFR) of the SoC

Published in:

VLSI Test Symposium, 2007. 25th IEEE

Date of Conference:

6-10 May 2007