By Topic

A comparison of low power architectures for digital delay measurement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Franco Martin-Pirchio ; Universidad Nacional del Sur, Bahia Blanca, Argentina ; Alfonso Chacon-Rodriguez ; Pedro Julian ; Pablo Mandolesi

Two different versions of a method for the calculation of the delay between two digital signals with central frequencies in the range [20, 300] Hz are compared in terms of their power dissipation. Power dissipation simulations are run on both versions from their layout on a 0.35mum technology. The second version shows a cut of 37% in total dissipation under the same test conditions.

Published in:

IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)

Date of Conference:

9-11 March 2007