By Topic

A System-level Performance Evaluation Methodology for Netwrok Processors Based on Network Calculus Analytical Modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
de Faria, F. ; Dept. of Electron. Syst., Sao Paulo Univ. ; Strum, M. ; Wang Jiang Chau

Network processors are present in modern embedded systems that incorporate network capabilities, playing an important role in the design of routers. Architectures of network processors typically consist of heterogeneous hardware elements (processing units, memories and communication structures), software elements that implement protocols stacks, applications running on multiple uncertain scenarios along with unpredictable related traffic, consequently increasing the complexity of design space exploration task One form of helping the identification of efficient architectures during initial design stages is the use of analytical methods for system-level performance evaluation, as well as for individual components. In this work the authors present a method to enhance accuracy and fidelity of system-level performance analysis in obtaining the estimation of latency, buffer requirements and resource utilization, through improvements to a well-established modular performance analysis framework. A comparison of obtained results versus RTL simulation under realistic traffic is attained.

Published in:

VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on

Date of Conference:

9-11 March 2007