By Topic

A Novel Methodology for Temperature-Aware Placement and Routing of FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Siozios, K. ; Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi ; Soudris, D.

Shrinking silicon technologies, increasing logic densities and clock frequencies on FPGA lead to rapid elevation in power density, which are translated to higher on-chip temperature. Recently, the FPGA industry (e.g. Xilinx, Altera) recognized the dominance of the heat problem as one of its key design issues, which should be tackled immediately. In this paper, considering a novel temperature-aware placement and routing algorithm, a systematic methodology to achieve a more "balanced" temperature distribution in the whole FPGA device, is introduced. Since the temperature is straightforward-related with the FPGA hardware resources switching activity, the main goal of the proposed methodology is to manipulate appropriately the switching activity appeared on different regions of the FPGA. Using the temperature-aware algorithm, we redistribute the switching activity over the FPGA resources, resulting into a rather "balanced" profile. Comparing with a conventionally-placed and routed FPGA (e.g. VPR), we proved that up to 33% temperature reduction in hotspots can be achieved with negligible side effects in circuit delay, energy/power consumption and silicon area. The proposed methodology is fully-supported by the software tool called EX- VPR

Published in:

VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on

Date of Conference:

9-11 March 2007