By Topic

Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hubner, M. ; Inst. fur Technik der Informationsverarbeitung, Univ. Karlsruhe ; Braun, L. ; Becker, J. ; Claus, C.
more authors

Xilinx Virtex-II / Virtex-II Pro FPGAs provide the possibility of partial and dynamic run-time reconfiguration. This feature can be used in adaptive systems providing the possibility to adapt to application requirements by exchanging parts of the hardware while other parts stay operative. This computing in time and space and many other fine grained adjustments within the architectures, opens new dimensions for electronic system design as well as for novel scheduling mechanisms based on well established graph-based algorithms in comparison to pure microprocessor based electronic systems. However, at the moment it is not possible to visualize the physical configuration of the chip and the manifold possibilities of manipulations on the device. This feature allows demonstrating the system's behavior and helps to debug final integrated reconfigurable systems. This paper presents an approach to the system integration of an autonomously working on-line visualization stand alone IP-Core integrated on Xilinx Virtex-II and Virtex-II Pro FPGAs

Published in:

VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on

Date of Conference:

9-11 March 2007