By Topic

Technological hybridization for efficient runtime reconfigurable FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bruchon, N. ; UMR CNRS, Montpellier Univ. ; Torres, L. ; Sassatelli, G. ; Cambon, G.

The goal of this paper is to propose an FPGA using emerging non volatile technologies for its configuration memory. Studies on magnetic memories have already been carried out (Bruchon et al., 2006) but solid electrolyte and phase change memories are also good candidates for such type of application. Features of these technologies can provide some interesting characteristics to the FPGA such as short writing time with non volatile technology. A small structure (RSRAM) for remanent SRAM is used to convert information from these technologies into electrical information. This structure naturally provides some more features like partial and shadowed reconfiguration

Published in:

VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on

Date of Conference:

9-11 March 2007