By Topic

Performance Evaluation of Partial Response Targets for Perpendicular Recording Using Field Programmable Gate Arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jeon, S. ; Data Storage Syst. Center, Carnegie Mellon Univ., Pittsburgh, PA ; Xinde Hu ; Lingyan Sun ; Kumar, B.V.K.V.

We present the results of performance evaluation of partial response (PR) targets for perpendicular recording by simulation using a field programmable gate array (FPGA). Previous research proposed several PR targets for perpendicular recording channels. We evaluated the bit error rate (BER) performance of those PR targets. Different PR targets led to not only different BERs for given signal-to-noise ratios (SNRs), but also different slopes of BER versus SNR curves. The result can be explained in terms of error event distributions of the corresponding PR targets. In the FPGA simulation, additive white Gaussian noise was used, but no jitter noise was introduced. The soft output Viterbi algorithm is used as the channel detector. A rate-8/9 low-density parity check code with code length 4923 and column weight 3 is used as the error correcting code. Two channel iterations are applied. We attain BERs as low as 10-12. Our results also show that the BER behavior of the PR4 target is significantly different from that of the [1 2 2 1] target

Published in:

Magnetics, IEEE Transactions on  (Volume:43 ,  Issue: 6 )