By Topic

Standby Current Reduction of Compilable SRAM Using Sleep Transistor and Source Line Self Bias

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ding-Ming Kwai ; Intellectual Property Lib.Co., Hsinchu

This paper presents a compilable SRAM augmented with a sleep mode to achieve low standby power. Sleep transistor and source line self bias are added to the array, and their layouts fit to the repetitive cell placement. The area overhead is minimized in such a way that the footprint remains the same. A 0.18 mum 512 Kb test chip manufactured by two different foundries is used to demonstrate its effectiveness. The standby current measurements show substantial savings of 69% and 77%, respectively, at 1.8 V. The savings can be greater if the supply voltage is lowered. This encourages sleeping at low voltage. Design choices to vary the virtual ground voltage to attain further reduction are investigated. The tradeoff is with the data retention voltage which is measured at least 0.1 V higher. The fact that the cell stability is undermined in the sleep mode is the main concern to operate the SRAM at low voltage.

Published in:

Solid-State Circuits Conference, 2006. ASSCC 2006. IEEE Asian

Date of Conference:

13-15 Nov. 2006