By Topic

NOCDEX: Network on Chip Design Space Exploration Through Direct Execution and Options Selection Through Principal Component Analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xinyu Li ; ENSTA, Paris ; Hammami, O.

The design of system on chip (SoC) is getting more and more complex. One of the challenges is to find out an interconnection topology and a set of architecture parameters which minimize the area and power consumption while satisfying design constraint. The object of this paper is to propose a new design space exploration methodology for network on chip which use (1) hardware emulation for fast performance evaluation (2) actual post synthesis place and route for area results and (3) actual optimal implementation frequency to compute execution time rather than number of cycles. Based on these values, a statistical tool based on principal component analysis brings productivity gains for network on chip designer to quickly select network on chip components appropriate parameters value. Generally speaking the paper introduces fully automatic network on chip implementation cross-layer analysis in an integrated manner. Case studies validate our approach.

Published in:

Industrial Embedded Systems, 2006. IES '06. International Symposium on

Date of Conference:

18-20 Oct. 2006