By Topic

New Architecture for MHz Switching Frequency PFC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chuanyun Wang ; Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061 USA ; Ming Xu ; Bing Lu ; Fred C. Lee

In this paper, the concept of high frequency operation to shrink the EMI filter and inductor size in the PFC circuit is demonstrated. A 600 kHz single switch CCM boost PFC with 92% full load efficiency at 90 VAC input is developed with the Infineon newly developed CoolMOS and SiC diode devices. Both the EMI filter and the inductor size are greatly reduced. Further more, a new two-stage PFC architecture is introduced. This enables the PFC to run at 1 MHz with 92.8% full load efficiency. At such high operating frequency, the EMI filter and inductor size is further reduced. For the second stage in this structure, a high efficiency, and high power density voltage doubler is proposed. The measured full load efficiency of the voltage doubler prototype is 99%. Interleaving multi-phase high frequency PFC architecture is also introduced. The ability to reduce the EMI filter size by increase the EMI noise frequency is discussed and demonstrated.

Published in:

APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition

Date of Conference:

Feb. 25 2007-March 1 2007