Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

High-performance 0.5 mu m n-MOS technology with thin nitrided oxide as gate dielectric

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
da Costa, J.C. ; Dept. Microelectron., CENG, Grenoble, France ; Guegan, G. ; Lerme, M. ; Rey, A.
more authors

0.5 mu m n-MOS devices and circuits have been fabricated successfully using a thin plasma-nitrided silicon dioxide 13 nm thick, with a nitrogen content at the surface. Individual devices show very good and reproducible behaviour. 101-stage ring oscillators with 46 ps gate delay per stage have been obtained, showing that these new dielectrics will be perfectly compatible with future submicronic technologies.

Published in:

Electronics Letters  (Volume:25 ,  Issue: 17 )