By Topic

Efficient Implementation of Synchronization in OFDM System Based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wang Qiang ; School of Electronics and Information Engineering, Beijing Jiaotong University, Beijing 100044, P.R.China ; Tao Cheng ; Huang Wei

This paper presents a combinational synchronization method including symbol timing synchronization, fractional frequency estimate and integer frequency estimate applied to an OFDM system based on FPGA. An estimator for OFDM symbol timing synchronization and fractional frequency offsets is proposed based on conjugate multiplication, Cordic algorithm and autocorrelation properties of PN (pseudo noise) codes. All the sub-modules of synchronization circuit are described in Verilog HDL or constructed by MegaCore supplied by Altera. The results of computer simulation show that the receiver of the OFDM system applying the algorithm can find the right symbol timing point in the guard interval, meanwhile the fractional frequency offset can be caught and then compensated by a feedforward method, at last, the integer frequency offset that exists in the data stream can also be compensated by integer frequency estimation module.

Published in:

The 9th International Conference on Advanced Communication Technology  (Volume:1 )

Date of Conference:

12-14 Feb. 2007