By Topic

The Grand Pareto: A Methodology for Identifying and Quantifying Yield Detractors in Volume Semiconductor Manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Desineni, R. ; IBM Corp., Hopewell Junction, NY ; Berndlmaier, Z. ; Winslow, J. ; Blauberg, A.
more authors

A method of communicating a unified pareto, we call "Grand Pareto," for technology-wide failure mechanisms that limit the profitability of a fabrication facility is presented. The Grand Pareto leverages multiple defect detection and isolation techniques in conjunction with state-of-the-art physical failure analysis and statistical yield analysis techniques to create a single message for the process community to drive the yield improvement efforts. The methodology has been successfully deployed at IBM where it has been assisting identification of key yield detractors for several high-end microprocessors in volume production

Published in:

Semiconductor Manufacturing, IEEE Transactions on  (Volume:20 ,  Issue: 2 )