By Topic

A General Hardware/Software Co-design Methodology for Embedded Signal Processing and Multimedia Workloads

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Michael Brogioli ; Department of Electrical and Computer Engineering, Rice University, Houston, Texas 77005. Email: ; Predrag Radosavljevic ; Joseph R. Cavallaro

This paper presents a hardware/software co-design methodology for partitioning real-time embedded multimedia applications between software programmable DSPs and hardware based FPGA coprocessors. By following a strict set of guidelines, the input application is partitioned between software executing on a programmable DSP and hardware based FPGA implementation to alleviate computational bottlenecks in modern VLIW style DSP architectures used in embedded systems. This methodology is applied to channel estimation firmware in 3.5 G wireless receivers, as well as software based H.263 video decoders. As much as an llx improvement in runtime performance can be achieved by partitioning performance critical software kernels in these workloads into a hardware based FPGA implementation executing in tandem with the existing host DSP.

Published in:

2006 Fortieth Asilomar Conference on Signals, Systems and Computers

Date of Conference:

Oct. 29 2006-Nov. 1 2006