By Topic

Rapid IP Design of Variable-length Cached-FFT Processor for OFDM-based Communication Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yu-Hung Lee ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei ; Yu, Tzu-Hao ; Huang, K.-K. ; An-Yeu Wu

Fast Fourier transform (FFT) and inverse FFT (IFFT) are adopted as the demodulation/modulation kernels in OFDM systems. The lengths of FFT/IFFT operations may vary in different applications of OFDM systems. Moreover, due to the trend of system-on-chip (SOC), rapid prototyping and intelligent soft IP designs are important design methodologies. In this paper, we design and implement a variable-length FFT processor to cover different applications of OFDM systems. We propose an efficient design flow which makes re-designing an FFT processor rapid and easy. We adopt cached-memory structure in the FFT processor for low-power consumption issue. Besides, we employ block-floating-point (BFP) arithmetic to acquire high signal to quantization noise ratio (SQNR). Finally, we implement this processor with TSMCO. 18 mum 1P6M CMOS technology. The simulation results show that the chip can perform 64~2048-point FFT operations at 75 MHz which meet the speed requirements of most OFDM standards such as WLAN, ADSL, VDSL (256~2048), DAB, and DVB (2k mode)

Published in:

Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on

Date of Conference:

Oct. 2006