By Topic

Reduced-Complexity Pipelined Architectures for Finite Field Inversions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhiyuan Yan ; Dept. of Electr. Eng. & Comput. Sci., Lehigh Univ., Bethlehem, PA ; Sarwate, D.V.

In previous work, we have proposed systolic inversions architectures based on a modified extended Euclidean algorithm (MEEA). Utilizing properties of the dependence graphs based on this MEEA, we propose new systolic inversion architectures that achieve the same throughput, latency, and critical path delay as the inversion architectures we previously presented but with reduced hardware complexity. More importantly, this approach can be utilized to reduce hardware complexities of other inversion and division architectures

Published in:

Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on

Date of Conference:

Oct. 2006