Cart (Loading....) | Create Account
Close category search window
 

Exploit Multiple-Domain Sparseness for HSDPA Chip Level Equalization in SDR: Algorithm and DSP Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Chip level equalization has been proved as one of the key enabling technologies for HSDPA (high speed downlink packet access) receiver. Although many complicated algorithms (Kalman, etc.) have been reported to have great performance, their complexity and irregularity make it difficult to have efficient parallel software implementation. Targeting processor based SDR (software defined radio) platform, our goal is to design a practical HSDPA chip level equalizer having implementation cost as low as NLMS but offering considerable performance improvement over NLMS. Our proposal is based on the observations of multiple domain sparseness in cellular channel. The first observation is that the channel input response (CIR) has only a few significant taps. Although previous work exploits this for complexity reduction, we utilize it to improve the BER instead. The second observation is that the channel dynamics is not always significant, based on which we propose a feedback-control based technique to make the equalizer aware of the variation of channel dynamics. In addition, the equalizer becomes scalable in terms of quality-cost. By exploiting both of the aforementioned sparseness, the proposed HSDPA chip equalizer can significantly lower the BER error floor introduced by channel dynamics, so that more than 5 dB SNR gain can be achieved with the same implementation cost (by scalability) as NLMS. The design is demonstrated on TI TMS320C6711

Published in:

Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on

Date of Conference:

2-4 Oct. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.