By Topic

Design of high performance timing recovery loops for communication applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
V. Torres ; Dpto. Ingeniería Electrónica, Universitat Politècnica de València, Gandia, Spain. ; A. Perez-Pscual ; T. Sansaloni ; J. Valls

Timing recovery in communication systems with linear modulations is usually performed with a non-data-aided feedback loop based on a fractional interpolator timing corrector and the Gardner's timing error detector. The contribution of this paper is twofold. First, it is shown that pipelining can be used to reduce power consumption in a timing feedback loop. Second, some design rules are given to predict the behaviour of the loop if pipeline is used. A timing recovery loop has been implemented in an FPGA device and power consumption measures indicates that by including 16 extra registers in the loop the power consumption decreases a 63% and the synchronizer can process up to 66.5 MSPS

Published in:

2006 IEEE Workshop on Signal Processing Systems Design and Implementation

Date of Conference:

2-4 Oct. 2006