By Topic

Field Programmable Processor Array: Reconfigurable Computing for Space

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The Field Programmable Processor Array (FPPA) is a reconfigurable processor chip developed for NASA for high-throughput, low-power on-board processing of streaming data. The FPPA implements a synchronous dataflow computational model, with 16 on-board processing elements. Each processing element can perform multiplication simultaneously with addition/subtraction or logic operations, as well as data path formatting and data path switching. An integral microsequencer executes an internally-stored program. The chips are designed to be tiled, effectively extending the dataflow pipeline across multiple chips to accommodate larger data processing problems than a single chip can manage. The architecture has been validated through simulation on several computational challenge problems. In many cases, the processor is able to sustain one output sample per clock cycle. A suite of support software includes a simulator, assemblers, and design entry tools. A prototype has been fabricated in a 0.25mu radiation-hard by design (RHBD) process.

Published in:

Aerospace Conference, 2007 IEEE

Date of Conference:

3-10 March 2007