By Topic

Hardware Architecture Study for NASA's Space Software Defined Radios

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Reinhart, R.C. ; NASA John H. Glenn Res. Center, Cleveland, OH ; Scardelletti, M.C. ; Mortensen, D.J. ; Kacpura, T.
more authors

This study defines a hardware architecture approach for software defined radios to enable commonality among NASA space missions. The architecture accommodates a range of reconfigurable processing technologies including general purpose processors, digital signal processors, field programmable date arrays (FPGAs), and application specific integrated circuits (ASICs) in addition to flexible and tunable radio frequency (RF) front ends to satisfy varying mission requirements. The hardware architecture consists of modules, radio functions, and interfaces. The modules are a logical division of common radio functions that comprise a typical communication radio. This paper describes the architecture details, module definitions, the typical functions on each module and the module interfaces. Trade-offs between component-based, custom architecture and a functional-based, open architecture are described. The architecture does not specify a physical implementation internally on each module, nor does the architecture mandate the standards or ratings of the hardware used to construct the radios

Published in:

Wireless and Microwave Technology Conference, 2006. WAMICON '06. IEEE Annual

Date of Conference:

4-5 Dec. 2006