By Topic

FPGA Implementation of Parallel Pipelined Multiplier Less FFT Architecture Based System-On-Chip Design Targetting Multimedia Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sreejaa, B.S. ; Sathyabama Inst. of Sci. & Technol., Chennai ; Jayanthy, T. ; Logashanmugam, E.

This paper proposes a novel SoC design based on parallel-pipelined multiplier less FFT architecture targeting multimedia applications. The proposed architecture has the advantages of less complexity, more speed, high throughput, and low cost and high power efficiency. This demands use of system level design methodologies from behavior level to fabrication level like software and hardware co-design, use of intellectual properties, reusability from netlist, co-design and verification. This architecture is compatible for both video processing and audio processing including video compression. This paper deals with various dimensions of the designing and implementation of a SoC using reuse concept

Published in:

Signal Processing, Communications and Networking, 2007. ICSCN '07. International Conference on

Date of Conference:

22-24 Feb. 2007