By Topic

Performance Evaluation of One Dimensional Systolic Array for FFT Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nandi, A. ; Dept. of Electron. & Commun., B.V. Boomaraddi Coll. of Eng. Technol., Karantaka ; Patil, S.

A new approach for the systolic implementation of FFT algorithms is presented, the proposed approach is based on the fundamental principle of 1-dimensional DFT can be decomposed efficiently with less number of twiddle values and also the computation burden involved with multipliers is reduced considerably, the FFT can be computed efficiently with 1-D systolic array, the essence of 1D systolic array is to have efficient computation with less twiddles, the proposed systolic array does not require any preloading of input data and it produces output data at boundary PES. No networks for intermediate spectrum transposition between constituent I-dimensional transforms are required: therefore the entire processing is fully pipelined. This approach also has significant advantages over existing architectures in reduced complexity with Wallace tree adder and Booth multiplier

Published in:

Signal Processing, Communications and Networking, 2007. ICSCN '07. International Conference on

Date of Conference:

22-24 Feb. 2007