Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

A Double Capacitive Body Biased Circuit for High Performance Domino Logic with CMOS Keeper

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Tung, H.-T. ; Sch. of Electr., Korea Univ., Seoul, South Korea ; Thang, N.V. ; Khanh, P.X. ; Kim, S.W.

In this paper, a double capacitive body biased keeper (DCBBK) for domino logic gate is proposed. By using this technique, the threshold voltage of keeper transistor is adapted to multi operating phase to reduce leakage power consumption and enhance speed compare to other techniques such as standard domino (SD) without body bias, dynamic body biased keeper (DBBK) and single capacitive body biased keeper (SCBBK). All the various body biased circuits are applied to a wide fan in OR domino gate for evaluating delay time, power consumption, power-delay product (PDF) and noise immunity. The simulation results with 0.18 mum Hynix CMOS technology show that DCBBK reduces 44%, 22%, 9% in power compare to SD, DBBK, SCBBK while DBBK, SCBBK, DCBBK all improve 46% in speed than SD gate.

Published in:

Communications and Electronics, 2006. ICCE '06. First International Conference on

Date of Conference:

10-11 Oct. 2006