By Topic

A Distributed and Shared Register File for a Multiprocessor-on-Chip to Support Real-Time Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tabrizi, N. ; Dept. of Electr. & Comput. Eng., Kettering Univ., Flint, MI ; Bagherzadeh, N.

The authors have developed 116 times 32-bit 1-write-port, 2-read-port, 4-read/write-port register file to be shared by five processors in a multiprocessor-on-a-chip, supporting conditional operands in both read and write operations. This register file provides the underlying SoC with an inter-processor transparent communication layer in which each processor shares a distributed (register) address space (comprised of 32 registers) with eight other processors to reach a tightly-coupled array of processors with high-performance inter-processor communication facilitating real-time applications

Published in:

System-on-Chip for Real-Time Applications, The 6th International Workshop on

Date of Conference:

Dec. 2006