By Topic

A Theoretical Framework for On-chip Stochastic Communication Analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bogdan, P. ; Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA ; Marculescu, R.

One of the greatest challenges of the emerging VLSI technology is the shift from design determinism to design uncertainty. Indeed, at nanoscale, the chip manufacturability entails failure increase and unpredictable behavior and thus, in order to ensure system-level fault-tolerance, we need to consider alternative paradigms for on-chip communication. This paper investigates the theoretical foundations and the design implications of a biologically-inspired communication approach which can be used for on-chip multiprocessor communication

Published in:

Nano-Networks and Workshops, 2006. NanoNet '06. 1st International Conference on

Date of Conference:

Sept. 2006