By Topic

PAD: A Design Space Exploration Model For Reconfigurable Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kang Sun ; Zhejiang University ; Xuezeng Pan ; Jimin Wang ; Lingdi Ping

Designing an optimized architecture for reconfigurable computing is a very complicated task due to its vast design space. In this paper, we present a novel design exploration model - PAD (power, area and delay). Based on this model, total cost and average cost of application are computed and reconfigurable architecture design space is explored with average cost. This method can effectively help the designer to create appropriate reconfigurable architecture for an application domain at the beginning of design

Published in:

Information Technology, 2007. ITNG '07. Fourth International Conference on

Date of Conference:

2-4 April 2007