Skip to Main Content
Hot spot occurrence in integrated circuit (IC) packages is common nowadays as current density in the package increases. While electrical and thermal models are constructed to tackle the problem, however the models are loosely coupled between electrical and thermal phenomena. This paper derives an electrical-thermal co-simulation methodology that is validated by measurement on temperature distribution and hot spots in multi-layer IC packages.
Date of Conference: 6-8 Dec. 2006