Close category search window
 

Reliability improvement of 90nm large flip chip low-k die via dicing and assembly process optimization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chaware, R. ; Xilinx Inc., San Jose, CA ; Lan Hoang

Increasing demand for higher processing speeds and enhanced electrical performance have made the use of low-k dielectric materials mandatory. For such low-k dielectric materials, enhanced dielectric properties are achieved via increased porosity of the low-k materials. These new low-k materials have different chemical, thermal, and mechanical properties than traditional dielectric materials used in older silicon technology, which in turn creates integration issues. The adhesion of the low-k layers in the silicon is also relatively weak. Due to their poor adhesion and brittle nature, low-k materials have a tendency to crack and chip during mechanical dicing with diamond blades, a widely used die singulation technique. In the case of field programmable gate array (FPGA) chips, as the demand for higher speeds and enhanced functionality increases, the size of the flip chip die grows accordingly to offer higher number of logic cells. Large flip chip die also requires a large package for efficient signal routing. Consequently, the stresses generated due to thermal expansion mismatch are severe, and even a small defect created on the edge of the chip during the dicing process can have a severe impact on the reliability of the flip chip device. To study the impact on flip chip reliability, two different laser dicing technologies were compared with the conventional mechanical dicing process. Other important variables tested during this study were dicing location in the saw street, lid attach dispense pattern, wafer lots, die size, and underfill. Reliability analysis indicated that for improvement of the reliability of the samples diced with mechanical dicing process, correct choice of underfill and lid attach material, optimization of the lid attach dispense pattern, and optimization of dicing location were required. In contrast, a wide reliability and process window was achieved by laser grooving process and none of the above factors tested during the study had any impact o- n the reliability.

Published in:
Electronics Packaging Technology Conference, 2006. EPTC '06. 8th

Date of Conference: 6-8 Dec. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.