By Topic

Dual Mode Architecture for Deblocking Filtering in H.264/AVC Video Coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bojnordi, M.N. ; Nano-Electron. Center of Excellence, Tehran Univ. ; Fatemi, O. ; Hashemi, M.R.

Block based video codecs suffer from visible blocking artifacts in the reconstructed video frames. Eliminating the blocking artifacts improves output video quality, significantly. New video coding standards employ adaptive filtering tools to solve this problem. Because of huge computational load of these tools they became the implementation bottlenecks in real-time applications. This paper proposes a high-performance deblocking architecture suited for both dedicated hardware and platform-based implementation of H.264/AVC video codecs. The new architecture supports two operational modes for high-performance and low-power filtering. Working at high-performance mode, the proposed architecture offers 44% to 76% performance improvement compared to the existing state-of-the-art architectures. Half of this performance is achieved while working at low-power mode. In the low-power mode, however, up to 41% of power is saved. Operating at 100MHz, the new architecture supports processing resolution of 2208 times 2000 (4:2:0) at 30 fps

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006