By Topic

Variational Circuit Simulator based on a Unified Methodology using Arithmetic over Taylor Polynomials

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Qiang Zhou ; Department of Computer Science and Technology, Tsinghua University, Beijing, P.R.China ; Yi Zou ; Yici Cai ; Xianlong Hong

This paper proposed a unified methodology for variational analysis or simulation based on Taylor polynomials. In this methodology, multiple variational metrics under different variational modeling could be concurrently estimated. Applications could include all aspects of variational or statistical analysis and simulation. Experimental results on interconnect delay analysis and circuit simulation validate the proposed methodology

Published in:

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems

Date of Conference:

4-7 Dec. 2006