By Topic

Efficient Pass-Transistor-Logic Synthesis for Sequential Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shen-Fu Hsiao ; Dept. of Comput. Sci. & Eng., Nat. Sun Yat-Sen Univ., Kaohsiung ; Ming-Yu Tsai ; Chia-Sheng Wen

An efficient logic synthesis based on pass-transistor logic (PTL) is developed which can generate both combinational and sequential circuits. Instead of using traditional CMOS cell library which usually contains hundred of different types of cells, the proposed PTL synthesizer uses only three types of cells: 2-to-1 multiplexer (MUX), inverter, and D flip-flop (DFF). The PTL synthesizer first employs Synopsys design compiler (DC) to perform preliminary logic translation and minimization for the input HDL descriptions. Then, the PTL-based logic mapping performs area reduction and automatic driving strength selection considering user's area and/or speed requirements. The area reduction process eliminates redundant inverters during PTL logic mapping. The driving strength selection is to determine the best choice of the driving strength for each PTL cell without sacrificing the speed performance. Post-layout simulation shows that the synthesizer generates results with better area, speed and power performance compared with those with Artisan standard cell library which is popularly used in current cell-based design flow

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006