By Topic

An Automatic Cache Generator Based on Content-Addressable Memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Shen-Fu Hsiao ; Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ. ; Sze-Yun Lin ; Tze-Chorng Cheng ; Ming-Yu Tsai

The paper presents a cache generator using content-addressable memory (CAM) array for fast tag comparison and low power consideration. The generator produces a hard IP for storage arrays and a soft IP for controller. The hard IP is composed of CAM array and SRAM array, both automatically generated using the developed CAM generator and SRAM generator. The soft IP is mainly the cache controller with parameterized modules to meet the user's specification on different cache architectures (direct-map, set-associative) and write policies (write-through, write-back), write-miss options (write-allocate, no-write-allocate). The cache generator also produces all the necessary models and files required in the standard cell-based design flow for co-simulation with other ASIC designs

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006