Cart (Loading....) | Create Account
Close category search window

Optimizing Interconnect for Performance in Standard Cell Library

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dharin Shah ; Texas Instruments India, Bangalore ; Kothamasu Siva ; Girishankar, G. ; Nagaraj, N.S.

Scaling in deep submicron era comes with additional baggage of increased interconnect impact on performance. With decreasing device sizes, interconnects start playing a dominant role in determining over all performance fall through that it is hard to ignore their role. Interconnects could take away performance as high as 50% from raw transistor. In this paper, we present a detailed study to establish performance sensitivities to each of the interconnect parasitic components on the standard cell libraries. The sensitivity results are then used to optimize cell layouts. Improvements on some of the library cells are demonstrated using this approach

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.