By Topic

Parallelisation of Digital Signal Processing in Uniform and Reconfigurable Filter Banks for Satellite Communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gockler, H.G. ; Digital Signal Process. Group, Ruhr-Univ. Bochum ; Groth, A. ; Abdulazim, M.N.

Modern satellite communication calls for novel and flexible concepts for de- and remultiplexing of wide-band FDM-signals in conjunction with beam switching on-board a satellite. For this application, two highly efficient approaches to uniform and yet reconfigurable digital filter banks are known: i) the complex-modulated polyphase filter bank, and ii) the tree-structured filter bank. Channelising and remultiplexing of (ultra-)wide-band FDM-signals require high end sample rates that, often, range beyond technological limit (e.g. > l GHz). A remedy is to process the signals at a lower rate in a parallel manner. While the polyphase approach i) applying one-step sample rate alteration (down/up-sampling) inherently operates in parallel, the hierarchical approach ii) being based on stepwise sample rate alteration calls for the parallelisation of, at least, the high rate stages. In this contribution, the systematic sample-by-sample processing procedure for parallelisation of multirate systems by Groth is recalled. It is applied to the parallelisation of a novel class of tree-structured filter banks: The various steps towards parallelisation of the high rate front end of the FDM-demultiplexer part of the filter bank are described in detail

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006