Cart (Loading....) | Create Account
Close category search window
 

High Level Synthesis with Multiple supply Voltages for Energy and Combined Peak Power Minimization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zhen Zhao ; Sch. of Math. Sci., Peking Univ. ; Jinian Bian ; Zhipeng Liu ; Yunfeng Wang
more authors

Low-power design is one of the dominant considerations for certain circuits, and energy consumption as well as power distribution is two important measurements. The paper proposes ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that the scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.