By Topic

A Novel 16-bit CMOS Digitally Controlled Oscillator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
S. M. Rezaul Hasan ; Center for research in Analog & VLSI microsystem dEsign (CRAVE), Massey University, Auckland, New Zealand. Email:

A novel 16-bit CMOS digitally controlled oscillator (DCO) is described. This CMOS DCO design is based on a delay programmable differential latch which yields improved phase noise characteristics. Simulations of a 4-stage CMOS DCO using a 0.5 mum Agilent CMOS process parameters achieved a controllable frequency range of 750MHz - 1.6GHz with a monotone tuning range of around 1GHz. Monte Carlo simulations indicate that the time-period jitter due to random supply voltage fluctuations is under 250ps for worst-case considerations. Also, phase noise was found to be in the range of -175dBc @ a frequency of 600KHz from the carrier at 1.5GHz (for digital control word of 1512H) after numerous iterations of Monte Carlo simulations. FFT analysis indicate a THD (total harmonic distortion) of around -57dB for the DCO output signal. Experimental fabrication using the Agilent 0.5mum 3M1P CMOS process technology was used for the verification of the functional operation of the DCO. This CMOS design would thus provide considerable performance enhancement in digital PLL applications

Published in:

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems

Date of Conference:

4-7 Dec. 2006