Cart (Loading....) | Create Account
Close category search window

Merged-Cascaded Systolic Array for VLSI Implementation of Discrete Wavelet Transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Mohanty, B.K. ; Dept. of Electron. & Commun. Eng., Jaypee Inst. of Eng. & Technol. Raghogarh, Madhya Pradesh ; Meher, P.K.

In this paper, we present a fully pipelined and modular array architecture for reduced-latency high-speed implementation of discrete wavelet transform (DWT). The efficiency of the structure is improved in the proposed design by implementing the computation for the first level decomposition by pyramid algorithm and higher level decomposition by recursive pyramid algorithm in the same processing modules. The proposed structure can support an input data sequence of sampling rate (2/Tm ), and performs N-point DWT in N/2 computational cycles. It has the same hardware utilization efficiency and involves the same number of multipliers/adders as that of the corresponding existing structure, but it needs half the number of registers to store the filter coefficients, and 16.6% less computation time compared with that of the other. Unlike the existing high-speed architecture, the computational core of the proposed structure is comprised of a regular and locally connected systolic array of identical processing modules

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.